Memory performance is one essential factor for tapping into the full potential of the massive parallelism of GPU. It has motivated some recent efforts in GPU cache modeling. This paper presents a new data-centric way to model the performance of a system with heterogeneous memory resources. The new model is composable, meaning it can predict the performance difference due to placing data differently by profiling the execution just once.
Introduction
Memory performance is essential to parallel performance. This paper is concerned with highly coupled parallelism on the current GPU architecture. While the degree of parallelism on a GPU chip is not overly large compared to traditional massively parallel processing (MPP), the memory system is very different. The speed of access is far greater when the datum is on-chip. When it is not, the aggregate bandwidth is far lower, since all data reside on one module of main memory.
Indeed, memory is one of the performance bottlenecks on GPUs and as a result, it has the most complex design. It includes shared memory and various types of cache including L1/L2, texture and constant caches. The memory complexity continues to increase as GPU architects try to maximize the throughput of highly threaded executions.
A programmer now has the burden of dealing with many parameters. She chooses what data to place in cache and how to configure the cache (e.g. capacity of L1). Each parameter may have a large impact on performance. Exhaustive testing, either through direct execution or simulation, would take too long. Even after it is done, the result offers little insight about a program or its machine.
In this paper, we take the approach of modeling, of both a parallel program and the GPU hardware. Modeling is fast. It profiles a program execution just once and then calculates the performance when we examine all parameters. It picks the best values after examining all possible values of parameters. This method is based on low-overhead modeling with one-time profiling rather than costly, repetitive testing.
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• Data nonuniformity. Nonuniform locality can be found between different data. For example, in scientific computing, arrays in programs may be accessed in irregular patterns, resulting in worse locality than those regularly accessed arrays.
• Memory heterogeneity. On-chip memory has different types.
For example, L1 data cache and texture cache on GPUs. When compared with each other, L1 cache has larger capacity and texture cache has longer access latency.
Different heterogeneities interact. Nonuniform data compete for the cache space and the individual occupancy varies depending on the interaction with its peers. The current GPU programming model provides programmers control over this interaction through selectively placing data in different memory. It is this capability that brings great potential and challenge for optimization.
We present a data-centric, compositional analysis to model the locality of nonuniform data. The analysis is grounded on a single theory based on the footprint of data access. The footprint gives the average size of the data used in a time period. In this paper, we make an extension to model the interaction between data nonuniformity and memory heterogeneity.
Data-centric Models of Parallel Code 2.1 Background: Locality Defined by Footprint
An execution trace is a sequence of memory accesses and each access is represented by a memory address. A subsequence of consecutive accesses in the trace is called an execution window.
The locality of an execution window is the working-set size (WSS), which is the amount of distinct data accessed in the window [2] . WSS varies depending on the window. The footprint, fp(w), is defined as the average WSS for all windows of length w [3] [4] [5] .
For example, consider the excution trace abcca. When the window length w = 1, each element is a window. WSS is 1 for each window, and the average WSS fp(1) = 5/5 = 1. There are 4 windows of length w = 2, their working-set sizes are 2, 2, 1, and 2, and the average, fp(2) = 7/4. Similarly, we have fp(3) = 7/3, fp(4) = 6/2 = 3, and fp(5) = 3/1 = 3. For any sequence of memory accesses, the footprint fp(w) is a unique function defined for w > 0.
Based on footprint, Xiang et al. formulated a higher-order theory of locality (HOTL) [5] . The theory gives a relation between the footprint function and cache miss ratio. The HOTL theory stipulates that the average increase of the working-set size, i.e. the miss ratio, is the increase of the average working-set size, i.e. the derivative of the footprint:
where c = fp(w) is the size of a fully associative LRU cache.
Parallel Footprint to Model Data Nonuniformity

Time-preserving Decomposition
In footprint analysis, an execution trace is a sequence of memory accesses, each a memory address. In this paper, we first propose a way to decompose an execution trace into components. A component is a subsequence of a trace. For our purpose, we consider only hierarchical decomposition, where the components are either disjoint or nested. Minimal components are all disjoint, and any other component is a union of multiple minimal components.
We say a decomposition is time preserving (TP) if every access in each component preserves the time information it had in the complete sequence. For example, the trace abc abc abc. . . accesses three distinct data elements, and it can be decomposed into three per-element components, a a a . . . , b b b . . . and c c c. . . , where " " represents a placeholder indicating that in the original trace there was an access to another component.
We define the parallel footprint pfp(w) for a TP sequence. The working-set size (WSS) is still the amount of distinct data accessed in a time window, but the placeholders do not contribute to the working set. The parallel footprint pfp(w) is the average WSS for all window length w.
As an example, consider the component a a a . . . . For unit length windows, the working-set size (WSS) is 1 in every three windows and 0 in others, so we have pfp a (1) = 1/3. In a regular footprint, we always have fp(1) = 1, for all traces. For a parallel footprint, pfp(1) can be any value between 0 and 1 (including 0 and 1).
Data-centric Analysis
The parallel footprint supports data-centric analysis. We aim to maximize performance by choosing a cache memory for each array in the program to be placed on. To achieve that, we decompose a program's execution trace into components such that each component consists of the addresses from an array. We measure the components' parallel footprints and then compute the aggregate footprint of multiple arrays by simple addition. Table 1 shows an example of data-centric analysis. The full sequence consists of accesses to three data items. The top three rows show the time-preserving decomposition on the left and the parallel footprint on the right, for each datum. The benefit of parallel footprints is shown in the bottom four rows. For any subsequence that accesses two or more data items, we can compute the aggregate footprint directly, without having to analyze the sequence again. If we were to measure the footprint for the composed sequences, shown in the lower left of the table, we would obtain the same result as we do from calculation. Suppose a program accesses a set of arrays, the parallel footprint of any subset of the arrays, S, is the aggregate parallel footprint of the members of S. That is,
Properties of Parallel Footprints
The main property of TP decomposition is as follows: If the components do not access common data, the sum of their parallel footprints is the same as the parallel footprint of the combined sequence. The example in Table 1 shows this property for three components whose accesses are uniformly interleaved. The property actually holds for arbitrarily interleaved components:
• The components may contain any number of accesses. For example, one component may contain 100 times more accesses than another component.
• The ordering of the components may be arbitrary. For example, most accesses in one component may predate all accesses in another component.
TP decomposition can be used for accesses timed by physical clock (e.g. CPU cycles or instruction count). At each tick of a physical clock, there may be no access, one access or multiple accesses. When there are multiple accesses at the same time, a component is no longer a sequence since not all accesses are totally ordered. But the data-centric, compositional analysis in Section 2.2.2 can be applied without changes.
Data-centric Optimization
Based on the notion of TP decomposition, we have developed a technique for analyzing per-array locality for CUDA programs. We integrated the analysis into a data placement engine PORPLE [1] . It enhanced PORPLE's cache performance model and brought 10% extra speedup to a set of 5 GPU programs on average.
Conclusion
In this paper, we presented a data-centric locality analysis. The analysis models how data with nonuniform locality interact and compete for cache space. It is a useful extention to footprint theory in optimizing the data placement for GPU programs.
